

EAST Search History

| Ref # | Hits | Search Query | DBs | Default Operator | Plurals | Time Stamp |
|-------|------|---|--|------------------|---------|------------------|
| S1 | 210 | (717/144).cccls. | US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB | ADJ | ON | 2007/05/31 12:11 |
| S2 | 2 | S1 and pipelining and parallelizing | US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB | ADJ | ON | 2007/05/31 12:13 |
| S3 | 63 | compiler and pipelining and parallelizing | US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB | ADJ | ON | 2007/05/31 12:13 |
| S4 | 37 | compiler and pipelining and parallelizing and network | US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB | ADJ | ON | 2007/05/31 12:13 |
| S5 | 16 | compiler and pipelining and parallelizing and network and intel | US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB | ADJ | ON | 2007/05/31 12:22 |
| S6 | 8 | d-stage near2 pipeline | US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB | ADJ | ON | 2007/05/31 12:29 |
| S7 | 2 | ("6418528").PN. | US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB | OR | OFF | 2007/05/31 12:32 |

EAST Search History

| | | | | | | |
|-----|---|---------------------|--|----|-----|------------------|
| S8 | 2 | ("6324643").PN. | US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB | OR | OFF | 2007/05/31 13:49 |
| S9 | 2 | ("6651246").PN. | US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB | OR | OFF | 2007/06/01 10:00 |
| S10 | 2 | ("20050108696").PN. | US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB | OR | OFF | 2007/06/01 11:48 |
| S11 | 3 | ("6804634").PN. | US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB | OR | OFF | 2007/06/01 11:48 |
| S12 | 2 | ("7272596").PN. | US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB | OR | OFF | 2007/12/10 13:03 |
| S13 | 2 | ("20030061262").PN. | US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB | OR | OFF | 2007/12/10 13:04 |

Google

pipelined FPGA applications

Search

[Advanced Search](#)
[Preferences](#)

Web

Results 1 - 10 of about 518,000 for **pipelined FPGA applications**. (0.28 seconds)

Search Space Properties for Mapping Pipelined FPGA Applications ...

This paper describes an automated approach to hardware design space exploration, through a collaboration between parallelizing compiler technology and high ...

citeseer.ist.psu.edu/645074.html - 25k - [Cached](#) - [Similar pages](#)

Compiler-generated communication for pipelined FPGA applications ...

sis, we automatically generate **application-specific pipelined. FPGA** hardware designs.

We use a sample image processing. kernel to illustrate these concepts. ...

ieeexplore.ieee.org/iel5/8647/27397/01219091.pdf?arnumber=1219091 - [Similar pages](#)

LNCS 2958 - Search Space Properties for Mapping Coarse-Grain ...

Coarse-Grain **Pipelined FPGA Applications**. Heidi Ziegler, Mary Hall, and Byoungro So.

University of Southern California / Information Sciences Institute ...

www.springerlink.com/index/YLP4JN42Q9MY2WUG.pdf - [Similar pages](#)

Compiler-generated communication for pipelined FPGA applications

Using the results of this analysis, we automatically generate **application-specific pipelined**

FPGA hardware designs. We use a sample image processing kernel ...

portal.acm.org/citation.cfm?id=775986 - [Similar pages](#)

[PDF] DSP Acceleration Using a Reconfigurable Coprocessor FPGA ...

File Format: PDF/Adobe Acrobat - [View as HTML](#)

now be **pipelined** in the **FPGA** (the same technique that the. DSP uses for standard functions), ... **applications**, including those shown in Figure 3. Image pro- ...

www.atmel.com/dyn/resources/prod_documents/DOC0724.PDF - [Similar pages](#)

[PDF] Requirements for any HPC/FPGA Application Development Tool Flow ...

File Format: PDF/Adobe Acrobat - [View as HTML](#)

creating efficient **HPC/FPGA applications** and likely ... For example, (**pipelined**) stages of. a computation can have drastically different operat- ...

www.bu.edu/caadlab/BARC06abstract.pdf - [Similar pages](#)

RC-101: Application Acceleration - Efficient graphical programming ...

Graphical Programming for parallel, sequential, and **pipelined** operations; **Application**

Acceleration using **FPGAs**; **Application** Partitioning Strategies ...

www.dsplogic.com/home/training/rc101 - 7k - [Cached](#) - [Similar pages](#)

[PDF] AT6000 FPGAs - AT6000 FPGAs - Application Note

File Format: PDF/Adobe Acrobat - [View as HTML](#)

pipelined adders and fits into one Atmel. AT6010 **FPGA**. We will also discuss how.

CacheLogic solutions to low-budget procedural **applications**. In areas ...

www.tecnun.com/asignaturas/tratamiento%20digital/edge.pdf - [Similar pages](#)

[PDF] Automated Mapping of Coarse-Grain Pipelined Applications to FPGA ...

File Format: PDF/Adobe Acrobat - [View as HTML](#)

mapping coarse-grain **pipelined applications** to **FPGAs** at the Workshop for Languages and Compilers for. Parallel Computing (LCPC03) in October. ...

gracehopper.org/2004/Proceedings/PDF/phd_Ziegler.pdf - [Similar pages](#)

[PDF] XILINX XBRF015: Speed Metrics for High Performance FPGAs ...

File Format: PDF/Adobe Acrobat - [View as HTML](#)

the performance of system-level **applications** in **FPGAs**, as ... be implemented as 4

pipelined 8-bit adders. Inputs to LUTs ...

www.xilinx.com/support/documentation/application_notes/xbrf015.pdf - [Similar pages](#)